digital systems
Wednesday, 11 May 2016
timing sequences
design of counters
synchronous
asynchronous
serial adder
shift registers
design with state equations
clocked sequential circuits (analysis & design )
state diagram
state reduction
assignment
flip flops
RS
D
JK
T
master slave
Older Posts
Home
Subscribe to:
Posts (Atom)
