digital systems

Wednesday, 11 May 2016

logic functios


Posted by PRINCE MATHEW at 22:30
Email ThisBlogThis!Share to XShare to FacebookShare to Pinterest

No comments:

Post a Comment

Newer Post Older Post Home
Subscribe to: Post Comments (Atom)

About Me

PRINCE MATHEW
View my complete profile

Blog Archive

  • ▼  2016 (31)
    • ▼  May (31)
      • timing sequences
      • design of counters
      • serial adder
      • shift registers
      • design with state equations
      • clocked sequential circuits (analysis & design )
      • flip flops
      • sequential logic circuits
      • parity generator design & examples
      • multiplexer & demultiplexer
      • decoder
      • magnitude comparator
      • code converter
      • desimal adder
      • binary parallel adder
      • design of combinational logic circuits
      • realization using logic gates
      • tabulation method
      • karnaugh map method
      • methods of minimization of logic functions
      • logic gates
      • logic functios
      • postulates of boolean algebra
      • representation of floating point numbers
      • addition & subtraction (octal,hexadecimal)
      • algorithems(binary,BCD)
      • charecter representation & coding schemes
      • representation of BCD numbers
      • representation of negative numbers
      • conversions from systems to another
      • number syatems
Awesome Inc. theme. Powered by Blogger.